All the Perl that's Practical to Extract and Report
Hey, I didn't realise that I was a synthesisable VHDL model of a 32-bit processor compliant with the SPARC V8 architecture being used as part of a Research Accelerator for Multiple Processors. Single-core is the past, my friends!
